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Abstract—The Large Intelligent Surface (LIS) concept has
emerged recently as a new paradigm for wireless communication,
remote sensing and positioning. It consists of a continuous
radiating surface placed relatively close to the users, which is
able to communicate with users by independent transmission
and reception (replacing base stations). Despite of its potential,
there are a lot of challenges from an implementation point
of view, with the interconnection data-rate and computational
complexity being the most relevant. Distributed processing tech-
niques and hierarchical architectures are expected to play a vital
role addressing this while ensuring scalability. In this paper
we perform algorithm-architecture codesign and analyze the
hardware requirements and architecture trade-offs for a discrete
LIS to perform uplink detection. By doing this, we expect to give
concrete case studies and guidelines for efficient implementation
of LIS systems.
I. INTRODUCTION
The LIS concept has the potential to revolutionize wireless
communication, wireless charging and remote sensing [1]–[4]
by the use of man-made surfaces electromagnetically active.
In Fig. 1 we show the concept of a LIS serving three users si-
multaneously. A LIS consists of a continuous radiating surface
placed relatively close to the users. Each part of the surface
is able to independently receive and transmit electromagnetic
(EM) waves with a certain control, so the EM waves can be
focused in 3D space with high resolution, creating a new world
of possibilities for power-efficient communication.
Apart from LIS, other network architectures have been
proposed recently for beyond-5G systems. Some of them can
be classified within the smart radio environment paradigm [5],
by which the wireless channel can be controlled to facilitate
the transmission of information, as opposite to traditional
communication systems where the channel is assumed to
be imposed by nature, and transmitter and receiver adapt
to changes in it. One example of this new trend is the re-
configurable surfaces, known as intelligent reflecting surfaces
(IRS), programmable metasurfaces, reconfigurable intelligent
surfaces, and passive intelligent mirrors among others 1, which
consist of electronically passive surfaces with the capability
to control how the waves are reflected when hitting their
surface. Furthermore, the term LIS has also been used for
such a passive surfaces [8]–[11], with the subsequent risk of
confusion. In the common form of these surfaces there is a
lack of a receiver chain, therefore not having the possibility
1We refer to [6] and [7] for a complete list of surfaces.
Fig. 1: A LIS serving multiple users simultaneously.
to obtain channel state information (CSI) necessary to control
the reflected waves for coherence beamforming. This means
that the control must come from an external system resulting
in a corresponding latency. This is in conflict with the real-
time requirements of many communication systems, such as
cellular communications, where channel updates are required
within typically 1ms. In addition, it is known that conventional
MIMO communication is more efficient than IRS-aided trans-
mission in terms of rate [12]. These two limitations lead us
to consider LIS as the preferred architecture for beyond-5G
systems.
Regarding LIS, there are important challenges from an
implementation point of view. It is known [1] that a continuous
LIS can be replaced by a discrete one with no practical
difference in achieved capacity, and therefore making LIS
implementable. This discrete LIS is made up of a large number
of antennas with the corresponding receiver (and transmitter)
chains producing a huge amount of baseband data that needs
to be routed to the Central Digital Signal Processor (CDSP)
through the backplane network. As an example, a 2m× 20m
LIS contains ∼ 28, 500 antennas in the 4GHz band (assuming
spacing of half wavelength), with the corresponding radio
frequency (RF) and analog-to-digital converter (ADC) blocks.
Then, if each ADC uses 8bits per I and Q, that makes
a total baseband data-rate of 45.5Tbps. This is orders of
magnitude higher than the massive MIMO counterpart, where
this issue has been analyzed [13]–[16]. In order to ensure
feasibility of LIS without compromising the expected benefit
over Massive MIMO, in terms of spectral efficiency (mainly
due to the greater number of elements and proximity to users)
there are two approaches: relax the requirements (antenna
density, ADC resolution, hardware quality, etc), and design
proper algorithms/architecture allowing modularization and
scalability. In this paper we focus on the second approach.
LIS is fundamentally different to massive MIMO due to the
potential very large physical size of the surface and the amount
of data to be handled, which requires specific processing,
resources and performance analysis. [17] is a preliminary work
addressing this issue by employing a distributed approach,
where panels exchange messages with neighbors in order to
build the equalizers. Multiple iterations are expected to be
needed until a certain level of convergence is being achieved.
The lack of a need of central processing unit (while building
the equalizer) in this proposal is the key argument to ensure
scalability. Together with the architecture, [17] presents the
corresponding performance analysis. However, an evaluation
of the required cost, from hardware point of view, is missing.
For the best of our knowledge, there is not publication which
performs analysis of the processing distribution, performance
and the corresponding cost together for LIS.
In this paper, we propose to tackle those challenges lever-
aging algorithm and architecture co-design. At the algorithm
level, we explore the unique features of LIS (e.g., very large
aperture) to develop uplink detection algorithms that enable
the processing being performed locally and distributed over
the surface. This will significantly relax the requirement for in-
terconnection bandwidth. At the hardware architecture design
level, we propose to panelize the LIS to simplify manufactur-
ing and installation. A hierarchical interconnection topology
is developed accordingly to provide efficient and flexible data
exchange between panels. Based on the proposed algorithm
and architecture, extensive analysis has been performed to
enable trade-offs between system capacity, interconnection
bandwidth, computational complexity, and processing latency.
This will provide high-level design guidelines for the real
implementation of LIS systems.
II. LARGE INTELLIGENT SURFACES
In this article we consider a LIS for communication purpose
only. Due to the large aperture of the LIS, the users are
generally located in the near field. A consequence of this is that
the LIS can harvest up to 50% of the transmitted user’s power.
This is one of the fundamental differences to the current 5G
massive MIMO. One consequence of this difference, is that
the transmitted power in uplink/downlink is much lower than
in traditional systems, opening the door for extensive use of
low-cost and low-power analog components.
Another important characteristic of LIS is that users are
not seen by the entire surface as shown in Fig. 1, which can
be exploited by the use of localized digital signal processing,
demanding an uniform distribution of computational resources
and reduced inter-connection bandwidth, without significantly
sacrificing the system capacity.
A. System Model
We consider the transmission from K single antenna users
to a LIS with a total area A, containing M antenna elements.
We assume the antennas are distributed evenly with a distance
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Fig. 2: Overview of the LIS processing distribution and
backplane interconnection. Backplane interconnection in red.
of half wavelength. The M × 1 received vector at the LIS is
given by
y =
√
ρHx+ n, (1)
where x is the K × 1 user data vector, H is the M × K
normalized channel matrix such that ‖H‖2 = MK , ρ the
SNR and n ∼ CN (0, I) is a M × 1 noise vector.
Assuming the location of user k is (xk, yk, zk), where the
LIS is in z = 0. The channel between this user and a LIS
antenna at location (x, y, 0) is given by the complex value [1]
hk(x, y) =
√
zk
2
√
pid
3/2
k
exp
(
−2pijdk
λ
)
, (2)
where dk =
√
z2k + (xk − x)2 + (yk − y) is the distance
between the user and the antenna, and Line of Sight (LOS)
between them is assumed. λ is the wavelength.
B. Panelized Implementation of LIS
An overview of the processing distribution and interconnec-
tion in a LIS is shown in Fig. 2. As it can be seen, we propose
that a LIS can be divided into units which are connected with
backplane interconnections. We will use the term panel to
refer to each of these units. Each panel contains a certain
number of antennas (and transceiver chains). A processing
unit, named Local Digital Signal Processor (LDSP) is in
charge of the baseband signal processing of a panel. LDSPs are
connected via backplane interconnection network to a Central
DSP (CDSP), which is linked to the backbone network. In the
backplane network, there are Processing Swiching Units (PSU)
performing data aggregation, distribution, and processing at
different levels.
Based on the general LIS implementation framework, the
number of panels P , the panel area Ap, the number of
antennas per panelMp, the algorithms to be executed in LDSP
and CDSP, and the backplane topology are important design
parameters we would like to investigate in this paper.
III. UPLINK DETECTION ALGORITHMS
The LIS performs a linear filtering
xˆ =Wy =
√
ρWHx+Wn (3)
of the incoming signal to the panels, whereW is the K ×M
equalization-filter matrix, and xˆ the estimated value of x.
In this section we introduce two algorithms for uplink
detection suitable for the panelized implementation presented
in the previous section. The outcome of both is the formulation
of the equalizer matrices {Wi} for panels.
A. Reduced Matched Filter (RMF)
The Reduced Matched Filter [18] is a reduced complexity
version of the full MF, where the Np strongest received users
(Np ≤ K) by the i-th panel according to their respective CSI
are used as filtering matrix, this is
WRMF,i =
[
hk1 ,hk2 , ...,hkNp
]H
, (4)
whereWRMF,i is the Np×Mp filtering matrix of the i-th panel,
and hn is the Mp × 1 channel vector for the n-th user, {ki}
represents the set of indexes relative to the Np strongest users.
The corresponding strength of user n is defined as ‖hn‖2
B. Iterative Interference Cancellation (IIC)
IIC is an algorithm that allows panels to exchange infor-
mation in order to cancel inter-user interference. The detailed
description of the algorithm can be found in [18], and the
pseudocode for the processing at the i-th panel is shown below,
where Hi is the Mp×K local CSI matrix as seen by the i-th
Algorithm 1: IIC algorithm steps for i-th panel
Input : Hi,Zi−1
1 [Uz ,Σz] = svd(Zi−1)
2 Heq = HiUzΣ
−1/2
z
3 Ueq = svd(Heq)
4 WHi = Ueq(1 : Np)
5 Zi = Zi +H
H
i W
H
i WiHi
Output : Wi,Zi
panel, Zi−1 is the K ×K matrix received from the (i− 1)-th
panel (neighbor), and Wi the local filtering matrix. Uz and
Σz are the left unitary matrix and singular values of Zi−1
respectively. Ueq is the left unitary matrix of Heq, and Wi
is made by the eigenvectors associated to the Np strongest
singular values. Each iteration of the algorithm is performed
in a different panel. Matrix Z is passed from one panel to
another by dedicated links.
Ideally we would like to find the set of filtering matrices
{Wi} providing the maximum sum-rate capacity for a given
channel information set {Hi}. Solving this optimization prob-
lem in a distributed way is not trivial, so in the IIC approach
we solve a local optimization problem in each panel and share
the result with neighbor panels. Panel i will calculate Wi
while taking the other matrices in {Wi} as given (fixed and
not subject to optimization) in the form of Zi−1. This matrix
Zi−1 acts as a noise covariance matrix in the local sum-rate
optimization problem carried out locally.
IV. LOCAL DSP AND HIERARCHICAL INTERCONNECTION
In this session, we describe the corresponding LDSP and
backplane architecture that supports both the RMF and IIC
algorithms. We assume the OFDM-based 5G New Radio (NR)
frame structure and consider uplink detection only.
A. Local DSP in each Panel
The architecture of the LDSP is depicted in Fig. 3a. After
the RF and ADC, FFT blocks perform time-to-frequency
domain transformation. The processing of the uplink signal
is divided in two phases: formulation and filtering. During
the formulation phase, the Channel Estimation block (CE)
estimates a new Hi for each channel coherence interval. In
this paper we assume perfect channel estimation. The Filter
Coefficient calculation (FC) block receives Hi and computes
the filtering matrix Wi. FC performs complex conjugate
transpose in the case of RMF and executes Algorithm 1 in
the case of IIC.Wi is then written to the memory. During the
filtering phase, the Filters block reads Wi and apply it to the
incoming data. The Filters block reduces the Mp × 1 input to
a Np × 1 output (Np ≪ Mp), which is sent to the backplane
for further processing.
B. Hierarchical Backplane Interconnection
To reduced the required interconnection bandwidth, a hier-
archical backplane topology is developed to fully explore the
data locality in the proposed algorithms. As shown in Fig. 3a,
the backplane is divided into local direct panel-to-panel link
(marked in blue) and global interconnection (marked in red
and will be described in detail in the next sub-section). The
local link is dedicated for low-latency data exchange between
two neighboring panels, e.g., the Zi−1 in the IIC algorithm.
The global interconnection will aggregate the Np× 1 filtering
result from each panel to CDSP for final decision.
C. Tree-based Global Interconnection and Processing
For the global interconnection, we propose to use a tree
topology with distributed processing to minimize latency (the
latency grows logarithmically with the number of panels),
as shown in Fig. 3b. There are several levels of processing
switching units (PSU) in the tree to aggregate and/or combine
the panel outputs. These hierarchical PSUs can reduce the
overall bandwidth requirement of the backplane and also the
processing load of CDSP. Fig. 3b also shows the detailed block
diagram of a PSU. It is flexible to support both RMF and
IIC, and can be extended for other algorithms. Combination
and bypass functionalities are used in RMF, while for IIC the
streams are bypassed to the CDSP for final decision.
V. IMPLEMENTATION COST AND SIMULATION RESULTS
In this section, we analyze the implementation cost of the
proposed uplink detection algorithms with the corresponding
implementation architecture, in terms of computational com-
plexity, interconnection bandwidth, and processing latency.
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(a) LDSP architecture and hiarachical backplane interconnection.
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(b) Tree-based global interconnection with distributed processing-
switching units.
Fig. 3: Overview of the local DSP unit in each panel and the backplane interconnection topology.
Parameter Definition
Mp number of antennas per panel
Ap panel area
Np number of filtered outputs per panel
wfilt bit-width of the panel output
K number of users
fB signal bandwidth (Hz)
Ncs number of coherent subcarriers
TABLE I: System parameters
Method RMF IIC
Cfilt
NpMpfB
Ap
NpMpfB
Ap
Cform
KMpfB
NcsAp
fB(30K
3+bK2+cK)
NcsAp
TABLE II: Computational complexity in MAC/s/m2.
The trade-offs between system capacity and implementation
cost is then presented to give high-level design guidelines. For
convenience, we summarize the system parameters in Table I.
A. Computational Complexity
In Table II, we summarize the required computational
complexity for both RMF and ICC algorithms. The complexity
includes both formulation phase and filtering phase and are
normalized to panel area AP . In the filtering phase, the
operations are the same for RMF and ICC, which is applying
a liner filter of size NP ×MP to the MP × 1 input vector.
The formulation phase of RMF includes the computation of
‖h‖2 for each user. For the IIC algorithm, the steps required
for the formulation phase are shown in Algorithm 1. For
step 1, which consists of of a singular value decomposition
(SVD) of the K × K Gramian matrix Zi−1, complexity is
17K3 [19]. Step 2 has a complexity of (Mp + 1)K
2, step 3
requires a complexity of 4M2pK + 13K
3, and step 4 and 5
need MpKNp + NpK
2. In Table II, b = Mp + Np + 1 and
c = 4M2p +MpNp.
B. Interconnection bandwidth
The normalized (to panel area) bandwidth requirement for
the global interconnection can be formulated as Rglobal =
2wfiltNpfB
Ap
[bps/m2]. The corresponding bandwidth requirement
for the local panel-to-panel link is (only needed for the IIC
algorithm) Rlocal =
2wWK
2fB
NcsAp
[bps/m2].
C. Processing Latency
The processing latency of the filtering phase can be for-
mulated as Lfiltering = TFilter + log4(P )TPSU, where TFilter is
the time needed for performing the linear filtering and TPSU
represents the PSU processing time as well as the PSU-to-PSU
communication time.
The latency of the formulation phase differs for RMF and
IIC. For RMF, the formulation phase is done in parallel in all
the panels. The corresponding latency Lform,RMF depends on
the computational complexity Cform, RMF, the clock frequency,
and the available parallelism in the computation. On the
other hand, the latency for IIC includes both computation and
panel-to-panel communication. The worst case is Lform,IIC =
PTcompute,IIC + (P − 1)Tpanel-panel, where Tcompute, IIC is the
time for computing the filter coefficient and Tpanel-panel is the
transmission latency between two consecutive panels.
D. Results and Trade-offs
The scenario for simulation is shown in Fig. 5. Fifty users
(K = 50) are uniformly distributed in a 40m × 45m (depth
x width) area in front of a 2.25m × 22.5m (height x width)
LIS. Signal bandwidth and carrier frequency are 100MHz and
4GHz, respectively.
The average sum-rate capacity at the interface between
panels and processing tree for both algorithms is show in
Fig. 4. The figures show the trade-offs between computational
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(b) IIC method.
Fig. 4: Sum-rate contour plot as a function of filtering complexity (Cfilt) and inter-connection bandwidth (Rglobal). Carrier
wavelength (λ) = 7.5cm, number of users (K) = 50, SNR = 0dB, signal bandwidth (fB) = 100MHz, ADC resolution (wfilt)
= 8bits, number of coherence subcarriers (Ncs) = 12, and antenna spacing is λ/2.
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Fig. 5: Top view of the simulation scenario.
complexity (Cfilt in the vertical axis) and interconnection band-
width (Rglobal in the horizontal axis). Dashed lines represent
points with constant panel size Ap, which is another design
parameter for LIS implementation. To illustrate the trade-off,
we marked points A, B, and C in the figures, presenting 3 dif-
ferent design choices to a targeted performance of 610bps/Hz.
Comparing the same points in both figures, it can be observed
the reduction in complexity and interconnection bandwidth
of IIC compared to RMF. We can also observe as small
panels (e.g., point C comparing to point A) demand lower
computational complexity in expense of higher backplane
bandwidth. Once Ap is fixed, the trade-off between system
capacity and implementation cost (computational complexity
and interconnection data-rate) can be performed depending on
the application requirement.
VI. CONCLUSIONS
In this article we have presented distributed processing
algorithms and the corresponding hardware architecture for
efficient implementation of large intelligent surfaces (LIS).
The proposed processing structure consists of local panel
processing units to compress incoming data without losing
much information and hierarchical backplane network with
distributed processing-switching units to support flexible and
efficient data aggregation. We have systematically analyzed
the system capacity and implementation cost with different
design parameters and provided design guidelines for the
implementation of LIS.
As a future direction in our research, we aim for the imple-
mentation of a LIS, as a proof-of-concept of this technology.
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